. Transfer characteristic of Schmitt logic circuit (a) and outputs of standard and Schmitt circuit to an input with noise addition (b).
Schmitt trigger is able to hold it's logic state for all changes of the input voltage which are < < , where and are the high and the low threshold of the Schmitt trigger. Fig.1 shows the ability of the Schmitt trigger to filter the noise, which, in this case, do not influence the output of the circuit. At the same time at the output of the standard circuit there are two pulse glitches which create system errors. The hysteresis within the transfer characteristic causes increase of the static noise immunity (Fig.1a ). Thus:
Comparing Schmitt triggers to the standard circuits, the increase of the static noise immunity appears if the threshold voltage of the standard gate lies between the thresholds of the Schmitt circuit, i.e.:
The transfer characteristic, concerning the noise immunity, is optimum if the thresholds and are symmetric around / . The larger the value of the voltage hysteresis becomes, the noise immunity increases further. The transfer characteristic of the CMOS Schmitt gates is almost perfectly symmetric around / . There is another advantage of Schmitt circuits compared to the standard ones. Because of the positive feedback, the transfer characteristic is ideal, which means that values of noise margin and noise immunity are equal. Schmitt triggers are used to shape pulses or convert signals that change slowly into pulse signals with short rise and fall times, which is necessary where synchronizing circuits are used. These are the reasons to use Schmitt triggers so often, both as an independent integrated circuit and as a part of a MSI or VLSI circuit. In the second case, Schmitt trigger is almost always used as an input circuit. Also, integrated circuits with mixed signals contain Schmitt triggers (Young, 2010 , Chien, 2011 , Li, 2009 , Hard & Voinigesku, 2009 , Wang et al, 2008 , Arrabi 2011 
Schmitt trigger with logic circuits
The basic Schmitt trigger consists of two CMOS inverters and two resistors (Fig.2) . 
where and are the mobility of the electrons and the holes, is oxide dielectric constants, the oxide thickness and and are width and length of the transistor's channel. The fact that basic parameters depend on the ratio of the resistance / yields a wide choice of their absolute values. These values range from several tens of Ω ( + , where represents output resistance of the inverter ), to several hundreds of Ω. On the other hand, their ratio can vary within a broad range. Since it is always true: < , then < . The other limitations do not exist, it is possible for the ratio to be / . This means that the voltage hysteresis can be regulated in a very wide range, from several tens of to, approximately, . Fig. 3 . Schmitt trigger with one resistor (Dokic, 1983) . Another kind of Schmitt trigger which uses discrete CMOS logic circuits ( Fig.3) contains three inverters and only one resistor (Dokic, 1983) . The advantage of this circuit comparing to the previous one is that it has a CMOS input (very high input resistance). The disadvantage is that the range available for tuning voltage hysteresis is narrower. The resistor decreases the amplification of the input inverter in the transitional area and moves the characteristic to the right if increases, or to the left if decreases (Fig.4a ).
Because of this process, the transfer characteristic is the shape of the hysteresis. In Fig.4a transfer characteristic = is shown. With line-dot-line, in this same Fig., the transfer characteristic of the inverter without the resistor (in other words: →∞ ) is presented. Let increase from to . Before change of the logic state ( < ) the output of the circuit is = , thus and are connected in parallel (Fig.5a ). The slope of the function = in AB area is determined by the resistors connected in parallel, || , where represents resistance of the drain-source of within the linear area of the characteristic. Between the points B and C, where both and are saturated, slope depends only on . The change of the logic state appears when:
where is threshold voltage of the inverter . At this moment the change (fall) of the voltage appears, which is, through the resistor , transferred to , thus decreasing even more. In this way positive feedback loop is created which leads to step change of (area between the points C and D), and thusly of . In the beginning of the process of which the result is change of from to 0, and the transistor are connected in parallel (Fig.5b ). The change of the logic state also appears if the condition (9) is fulfilled. 
Determining the high threshold voltage
The change of between the points A and C is determined from:
where and represent the drain currents of the transistors and , respectively. During these calculations the working areas of the transistors need to be noted -these are clearly shown in Fig.4 . Of special interest is the area BC in which both and are saturated, because that is where the logic state is changed in the circuit. In this area: 
Practically, inverters are symmetric, or almost symmetric, circuits. That is why we, in further text, consider such a case: = and = of all transistors. Then (12) can be written as:
and the condition of change of the output voltage becomes:
When = / , then = , so, taking into account (13) and (14), the high voltage of the Schmitt trigger is given by:
Determining the low threshold voltage
Equivalent circuit used to determine is shown in Fig.5b . Then:
Between points F and G both transistors are saturated, so:
Presuming that the transistors are symmetric, (17) leads to:
Combining (14) and (18) and replacing = , low threshold voltage is given by:
Voltage hysteresis is:
From the previous analysis, the following conclusions are derived:  the thresholds are symmetric relative to / ;  , and are inversely proportional to .
The dependency of the thresholds and on and is shown in Fig.6 . Instead of resistor the transmission gate can be used (Fig.7a ). The control input of the transmission gate should be in the logic state which keeps it on all the time. In this case, TG acts as a resistor whose resistance depends on the type of TG and the supply voltage. In Fig.7b the dependency of threshold voltages on the supply voltage is shown, if the inverters are CD4069, and TG is CD4066 (full line) or CD4016 (broken line). The resistance of the TG CD4066 is lower, thus the voltage hysteresis of the Schmitt trigger is wider in this case, than when CD4016 is used. If NAND and NOR logic circuits are used instead of input inverters in Fig.3 and 7a the NAND and NOR Schmitt trigger are obtained.
widely cited single-ended Schmitt trigger (Young, 2010) . Transistors and form the standard CMOS inverter (Fig.8b) . In wider part of the transfer characteristic transistors , and , are operating as the inverting nMOS and pMOS amplifier, respectively. The inverter of nMOS type enlarges the value of input voltage at which turns on, when input voltage increases, and the inverter of pMOS type decreases the value of input voltage at which turns on, when input voltage decreases. Because of this process, the transfer characteristic has the shape of hysteresis. When output voltage changes, nMOS and pMOS inverters have the function of source followers, and through them positive feedback loop is created. They also introduce hysteresis by feeding back the output voltage to points 1 and 2. To describe the circuit, assume the threshold voltages of all nMOS and pMOS transistors are and , respectively. Constants of the transistors and are and , and constants of the other nMOS and pMOS transistors are and , respectively. For = , , and are off, and , and are on. Output voltage is . Voltage of point 1 is = − , because is on and saturated ( = ). Because of this fact, the high threshold voltage of Schmitt trigger is greater than of standard CMOS inverter ( is not on until = > ). Transistor of standard inverter turns on at = . Assume increases from up to . Until the output state is changed, is off ( = ). and are connected in series and can be replaced with one transistor of which the constant is = / (Dokic, 1988) . For further analysis the equivalent circuit shown in Fig.9a is used. At , turns on, but is off because − < . Now both and are saturated, thus forming an inverting amplifier with a voltage gain of about . Namely, through equalization = in saturation, we obtain:
where:
Therefore, decreases as increases ( Fig.10a ). There is no change of the output state until is off. It turns on when = + , which is equivalent, in regard to (21), to:
In further analysis we assume = , = and that the threshold voltages of pMOS transistors are also equal, i.e. = = .
With standard CMOS inverter the output voltage begins to decrease at = , and with Schmitt trigger it does not until = . For = , = . + . Thus, an approximate value of the high threshold voltage can be determined by replacing of eq. (7) with . Out of this claim, we obtain ≈ . − . , when all transistors are symmetric. More accurate value of is determined in a following way.
www.intechopen.com After is on, starts to decrease slightly. This change, through the gate-source of , is transferred to point 1, which accelerates the process of turning on. When the amplification of the feedback loop achieves the value of (− ), positive feedback leads to step change of the output voltage. During this change, is on, accelerating the process of turning off. Transistors and ( Fig.9a ) are in saturation when positive feedback is achieved. Thus, the high threshold voltage can be determined by equalization of drain currents of and in saturation, i.e.:
where is determined by (21). Replacing = , we obtain: Assume decreases from down to . All the time until the process of change of from up to starts, is off, so the equivalent circuit for determining is shown in Fig.9b . At = + , turns on. Equalizing drain currents of transistors and in saturation, we obtain that the voltage of point 2 increases linearly:
Transistor turns on when = + , so, considering (27):
From (29), for = , we obtain:
. Replacing in (7) with ( =− ), we obtain an approximate value of the low threshold voltage of the symmetric Schmitt trigger as follows:
, starts rising, and this change, through gate-source of , is transferred to point 2 and accelerates the process of turning on. When | / | positive feedback loop is achieved, so the change of is step. and are saturated, so:
where is determined by (27). Replacing = , we obtain:
When nMOS and pMOS transistors are symmetric, the thresholds and are also symmetric around / , i.e. the transfer characteristic of the Schmitt trigger is optimum. Symmetry in this case is defined with these two conditions:  symmetric cascode transistors , and , ;  symmetric transistors which create positive feedback and . Therefore, the high and the low threshold voltages, besides supply voltage, depend on the ratio of geometry of cascode transistors and transistors which create positive feedback. This is shown in Fig.11 .
Length of the channel is a constant of technology, and most of the transistors within a digital circuit have the same length of the channel. Knowing this, we have: 00 /, / nn n pp p AW W AW W  (33) Fig. 11 . shows threshold voltages as functions of squared constants and . Rising widths of channel and of transistors and , the high threshold increases and the low threshold decreases. Voltage hysteresis = − increases as constants and decrease ( Fig.12) . When constants and of all transistors are equal, voltage hysteresis is somewhat less than 0.5 . Fig. 11 . and thresholds versus = obtained by SPICE analysis. Therefore, by controlling the hysteresis through change of and ( Fig.12) , the propagation delay time is nearly held constant. Thusly, the ratio / = / ≈ is optimum, when noise immunity and propagation delay time are concerned. Another, very important, characteristic of this Schmitt trigger is it's absolute stability at a wide number of tolerances of transistor parameters. Fig. 13 . Average propagation delay time as function of ratio of transistor channels' widths and at = .
Schmitt trigger with four MOS transistors
Schematics of these circuits are shown in Fig.14. and are completely the same as equivalent circuits used to analyze high ( Fig.9a ) and low ( Fig.9b ) threshold of Schmitt trigger from Fig.8 . That is why, for example, of the circuit from Fig.14a is the same as with the standard Schmitt trigger -only = / should be replaced with in (22) . Change appears at the low threshold. Namely, while decreases from to , is off. Transfer characteristic, = , in that area is determined by CMOS inverter made by and , , so the voltage of the low threshold is determined by (7), where is replaced with / ( and are serially connected), i.e.:
As it has already been said, area of transfer characteristic for which: < < , is completely the same as the characteristic of the standard inverter. During the process of state change, as transistor enters saturation, transistor turns on. Through positive feedback loop is formed, thus further changed of are step. Analogous explanation is given for the circuit shown in Fig.14c . Therefore, is obtained when is replaced with / in (7) (because and are serially connected), and is determined by (31), where = / is replaced with .
www.intechopen.com 
Non-inverting Schmitt trigger
Latch circuit with inverters and , if applied to output of standard inverter (Fig.15 ), can, under certain conditions, work as Schmitt trigger . As it will be shown, transistors of inverter must be smaller than transistors of the input inverter (smaller , same ). Basic idea and characteristics are very similar to the Schmitt trigger in Fig.3 . If the input is low, output voltage is:
= .
Transistor is off, and on and in linear area of the characteristic. Thus, equivalent circuit, while input voltage increases, is shown in Fig.16a . If is replaced by it's drain-source resistance in linear area, then all equivalent circuits in Fig.s 16a and 5a are completely the same. While input is high, =
, is off, and is on. Equivalent circuit (Fig.16b) , during the process of input voltage decreasing, is similar to the circuit in Fig.5b, where , which is in linear area, stands instead of resistor . Transfer characteristics and are shown in Fig.17 ., broken line shows the characteristic of the standard inverter. Equivalent circuit for determining the high threshold is shown in Fig.16a . Assume that the input voltage increases from up to . For < < , all three transistor circuits in Fig.16a are on, so that: Fig. 16 . Equivalent circuit for determi-ning the high (a) and the low (b) threshold voltage.
In the beginning of the process and are in linear, and is in saturation area. When < − , pMOS transistor of inverter starts to turn on, so the output voltage increases (to the right from the point C in Fig.17b ). This leads to increase of resistance of transistor and of the slope of the characteristic . Between input and output of latch circuit positive feedback loop is established. The process becomes regenerative and it leads to step changes of and (point A in Fig.17a ) when the amplification of the positive feedback loop is: Fig. 17 . Transfer characteristics of Schmitt trigger (Fig.15 ).
Determining the exact value of the high threshold , according to (36), leads to equations of higher degree, making it impossible to find explicit solution for . Because of this approximate method will be used for this purpose. Namely, transistor is in linear area for all values of input voltage: < < , so it ca n be replac ed with a res ist or of approximate resistance:
Then the equivalent circuit from Fig.16a is the same as the one in Fig.5a , so the high threshold is obtained by replacing in (12) with , which leads to:
As long as the input is high, the output voltage is = , which means that is off and is on. The equivalent circuit, when the input voltage starts to decrease, is shown in Fig.16b . Positive feedback is established when / =− (point B in Fig.17 ). Transistor is in linear area, and can, thus, be replaced with a resistor of approximate resistance:
Voltage of the low threshold can be determined by replacing in (16) with , so:
Transfer characteristic is optimum when inverters are symmetric, because and are symmetric around / . Then voltage hysteresis is given by:
where: = = , = = and = = = = .
Therefore, basic parameters, , and , besides supply voltage and threshold voltages of the transistors, depend on ratio of geometry of the transistors of feedback inverter and input inverter . Range in which ratio can be changed is limited. As it has already been said, changes of state at the output are caused by existence of points in characteristic with unit amplification, i.e. / = . In the worst case, during static states, voltage has to be, at = , less than, and at = greater than the threshold of inverter , i.e.:
The equations show that the changes are conditioned by ratio of geometry of transistors: and ( and are off) in first ( = ), and and in second ( = ) case. It can be shown that the Schmitt trigger in Fig.15 
Schmitt triggers with five transistors
The Schmitt trigger shown in Fig.15 has a hysteresis shaped characteristic if one of the transistors of the inverter is left out. Such simplified circuit is shown in Fig.18 . The circuit in Fig.18a will be analyzed. While input voltage increases, this circuit is completely the same as the circuit shown in Fig.15 , because during this process was off. Thus, the high threshold voltage is determined in (38). During negative change of , is off. Since there is no feedback loop, a low threshold voltage is equal to the threshold voltage of input inverter . During the change of output from high down to low logic level, regenerative process is established. Namely, for > − , is off and the shape of function is determined by cascode inverters and . At = − (point A in the transfer characteristics), turns on and establishes positive feedback loop, thus making change of step. The whole analysis is analogically applicable for the circuit in Fig.18b , with the difference that the high threshold is equal to the threshold voltage of inverter , and the low threshold is determined by (40). 
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Schmitt trigger with voltage controlled thresholds
All Schmitt circuits analyzed so far have fixed parameters ( , and ), at defined supply voltage. Often there is a need to control parameters of Schmitt trigger, depending on the field of application. Control of it's parameters from outside of the circuit is demanded. Such possibility exists when the Schmitt trigger shown in Fig.19 is used. Here, in cascode connection with transistors and of the circuit shown in Fig.15 , the transistors and are added. Over the gates of transistors and , control voltages and are supplied. These voltages are used to change equivalent resistance of and towards , and and towards ground. While input voltage increases, this resistance is the resistance of transistors and in linear area ( is off, so influence of is blocked). Since the resistance of depends on voltage, thus total resistance towards is a function of . Voltage is used to modulate the low threshold of Schmitt trigger by changing the resistance of . Controlling the thresholds is independent for each of them: influences only , and only . When gates of and are short circuited, control voltage is common. It influences both and in the same amount. In this way voltage hysteresis remains constant (Fig.20 ).
NAND and NOR circuit design
Thus, the Schmitt trigger-inverter ( Fig.1) consists of one conventional CMOS inverter ( , ), one nMOS inverter ( , ) and one pMOS inverter ( , ). The same principle is used for design of the NAND and NOR Schmitt circuits shown in Fig.21 (Dokic, 1996) . In this case conventional CMOS, nMOS and pMOS NAND and NOR gates are used instead of the corresponding inverters. Since the transistors , …, and the nMOS transistors of the conventional CMOS NAND gates are connected in series, the output of the circuit in Fig.21a will be low only when all inputs are high, i.e. ̅ = … , so that = … . Hence this is an m-input NAND gate. The output of the circuit in Fig.21b will be high only when all inputs are low ( , …, and pMOS transistors of the conventional NOR gate are connected in series and must be conducting), i.e. = ̅ ̅ … ̅ or = + +⋯+ . Hence this is an m-input NOR gate.
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The transistors
and provide feedback to effect rapid change of the output voltage and the transfer characteristic has a shape of the hysteresis curve. Hence the circuits in Figs. 21a and 21b are m-input NAND and NOR Schmitt circuits, respectively.
NAND circuit analysis
Parallel or series transistors can be replaced by one transistor such as the conventional NAND and NOR circuits (Dokic, 1982) . In this way, NAND and NOR Schmitt circuits can be replaced by an equivalent Schmitt trigger-inverter ( Fig.9 ) by dc analysis. It will be shown by analyzing an m-input NAND Schmitt circuit. Assume that n inputs are active (at ), where , and that the other m-n inputs are at . Let the input voltage increase from zero to . For the NAND circuits in Fig.21a can be replaced by the equivalent circuit in Fig.9a . and m-n pMOS transistors at = are off. Therefore, the equivalent pMOS transistor consists of n pairs of pMOS transistors , with active inputs. Hence constant is given by:
Transistor (Fig.9a ) needs to be replaced with one equivalent transistor which consists of series nMOS transistors of a conventional NAND gate. The equivalent constant of series transistors depends on the number of transistors and position of the first active input (Dokic, 1982) . Consequently, for the case of n active inputs the transistors , …, and , …, can be replaced by the equivalent transistors and , respectively, whose constants are given by:
where p marks the position of the first active input (for example, if = , the inputs of the transistors , and , are at , and , are at ). Now, eq. (22) and (26) where and are given by eqs. (22) and (26), respectively. From eq. (25), replacing by and by we obtain the high threshold voltage of the m-inputs NAND Schmitt circuit:
To calculate the circuit in Fig.21a can be replaced by an equivalent one shown in Fig.9b . Namely, is off. , …, , , …, are on and can be replaced by an equivalent one with the constant :
is on. and ( = ,…, ) with act iv e input can b e replace d by equivalent transistors and , respectively, with the constants :
The ratios of to and to , respectively, are given by: The threshold voltages and depend on supply voltage , the ratio of the constants / , / , i.e. / , number of inputs m, and number of active inputs n. Besides, depends on the position of the first active input p. In Fig.22 two- 
NOR circuit
As the NOR circuit is obtained from the NAND one through the interchange of the pchannel and n-channel transistors and a power supply polarity change, the previous analysis can be applied analogously to this circuit. In this way we obtain: Therefore, the threshold voltages depend on exactly the same parameters as the thresholds of the NAND circuit except that in the NOR circuit, does not depend on the position of the first active input p. Fig. 23 . SPICE values of and for two-input NAND circuit versus / = / for various numbers and combinations of active inputs at = and for optimum geometry ratio of nMOS and pMOS transistors, that is at / = .
CMOS gates with regenerative action at one of inputs
In many applications when NAND and NOR gates are used in an MSI or LSI circuit there is a Schmitt trigger at the external input only. So, for example, a Schmitt trigger action in the clock input of counter provides pulse shaping that allows unlimited clock input pulse rise and fall times. These circuits are made by a conventional NAND or NOR gate and Schmitt trigger on their external input. CMOS NAND or NOR gate and Schmitt trigger action at one input (Fig.24) is a better solution. The Schmitt trigger is an integral part of the gate. The advantages of these circuits, compared with the conventional ones, are: smaller number of transistors, smaller area of the chip and higher switching speed. Fig.24 illustrates the principle schemes of the two input NAND and NOR logic circuits with hysteresis when the input is active. When the input is active only, the transfer characteristic is without hysteresis. These circuits consist of the Schmitt trigger on Fig.8 and one pair of CMOS transistors ( and ) . Multiple inputs are made in a conventional way (by adding one pair of CMOS transistors to each input). Consider the NAND circuit in Fig.24a . When the input only is active, and = , the transistor is off, and is on. Then the transfer characteristic is determined by the Schmitt trigger. If the input only is active the Schmitt trigger does not operate, so that the transfer characteristic will be the same as that of the CMOS inverter made by the transistors and . The NOR gate will be described more fully. Fig. 24 . Two input NAND (a) and NOR (b) gates with the regenerative action only at the input (Dokic, 1988) . Fig.25 shows the two-input NOR gate with the regenerative action at the input only. The transistors and ( = , , ) make the Schmitt trigger circuit (Fig.8 ). When the input is active and = the transistors and are on, and , and are off. Hence there is no feedback between the output and the input, the transfer characteristic is without hysteresis (see Fig.25a -broken line) and it is exactly the same as for the conventional two-input gate with the active input. When the input is active and = the transistor is on, and is off. Then the circuit in Fig.25 acts as the Schmitt trigger. Namely, the transistors and can be replaced by an equivalent with constant = / , so that the Schmitt trigger on Fig.8 is obtained.
Principle schemes
NOR gate
BiCMOS Schmitt circuits
Non-inverting BiCMOS Schmitt trigger is shown in Fig.26 (Dokic, 1995) . It consists of CMOS Schmitt trigger at the input (Fig.15 ) and a BinMOS output with the transistors , , and . Basic static parameters are completely the same as for an analogous CMOS circuit in Fig.15 . The output is a standard BiCMOS with the logic amplitude of = − . The transistor , at same time, is used to bleed the base charge of . Inverting Schmitt trigger is shown in Fig.27 . This circuit is very similar to the one shown in Fig.8 . Transistors and are MOS bleeding elements. Even the principle of functioning is very similar. Beside increase of speed, bipolar transistor brings certain specifics into static parameters. This increases the amplification with the positive feedback loop, thus leading to a faster change of logic state. Because of this the values of threshold voltages differ from those of the circuit in Fig.8 . Practically, as soon as starts conducting at positive, or at negative change of the input voltage, regenerative process is established very fast. 
Short analysis
where and represent channel widths of transistors and . We assume that the channel lengths are equal. turns on when:
Afterwards, turns on, which, very quickly, leads to establishment of the regenerative process and change of states at the output. Practically, this means that the high threshold is approximately equal to the input voltage at which the condition (57) is fulfilled. Hence, based on (56) 
After turns on, the output voltage increases, and a positive feedback loop is established very quickly. Hence in (60) is approximately equal to the low threshold voltage. Based on (59) and (60) 
Transfer characteristic (Fig.28) is obtained by SPICE analysis at following conditions: supply voltage = , .
BiCMOS process with minimum channel lengths of all transistors ( = .
), transistor threshold voltages = | | = .
, channel widths = = = = , = = , = and = . Calculated values of threshold voltages, by the given parameters including = . , are = . and = .
. Values obtained by simulation are = . and = .
. Errors are very small. These will increase at higher values of supply voltage.
Limitation of application of the circuit in Fig.27 at lower supply voltages is it's decrea-sed logic amplitude of the output voltage = − . The low voltage Schmitt trigger is shown in Fig.29 . Transistors and through the inverter hold output voltages at = and = . Transistor delivers another improvement. It removes deformation from the transfer characteristic of the standard circuit before the change from high to low level (Fig.28) . This deformation is a consequence of the knee-effect of characteristic of bipolar transistor . In Fig.30 SPICE analysis of the output of the low voltage Schmitt trigger designed in . BiCMOS process for equal constants and of all nMOS and pMOS transistors is shown. Fig. 30 . The output of the low voltage Schmitt trigger to a triangular input at = . .
Conclusion
Schmitt logic circuits are produced as independent integrated circuits as well as input circuits of standard MSI/VLSI and ASIC integrated circuits. The author expects that the overview of CMOS and BiCMOS Schmitt triggers will be useful to both engineers who design digital integrated circuits and to those who design digital systems with integrated circuits. Common characteristics of the described solutions are:  threshold voltages and are almost symmetric around voltage / , so the transfer characteristics are optimum, concerning noise immunity;  basic parameters ( , and ) do not depend on technology. Overall, the Schmitt inverter (section 3) yields the best characteristic. Its operating stability does not depend on transistor geometries ratio, nor on tolerance of technology. Symmetry of all transistors is optimum, concerning noise immunity and propagation time. While in standard circuits every input is joined by one pair, in Schmitt logic circuits every input is joined by two pairs of CMOS transistors. Taking into account that one pair closes positive feedback loop, it follows that m-input NAND and NOR Schmitt circuits are comprised of 2m+1 pairs of CMOS transistors. Transfer characteristic of NAND and NOR Schmitt circuits
